Logic Data Book

DM54/DM74 Connection Diagrams

221 Dual One Shots with Schmitt-Trigger Inputs


Truth Table

Ing	outs		Out	puts
Clear	A	8	a	ō
L	X	X	L	н
X	H	X	L	H
X	×	L	L	H.
H	L	4	5	74
H	4	H	JZ	7
1	L	H	1	T

See page 5-44

Octal Buffers/Line Drivers/Line Receivers

240 Inverted TRI-STATE® Outputs



54LS221 (J,W); 74LS221 (N)

13 12 111 10


54LS240 (J) 54S240 (J)

74LS240 (N) 74\$240 (N)

See page 5-53

Octal Buffers/Line Drivers/Line Receivers

241 Noninverted TRI-STATE Outputs



54LS241 (J) 54S241 (J)

74LS241 (N) 745241 (N)

See page 5-53

Logic Da

Quadruple BUS Tra

242 Inverted T

See page 5-57

Quadruple Bus Trai

243 Noninverte

See page 5-57

Octal Buffers/Line

244 Noninvert

See page 5-53

DM54/DM74121, LS221 One Shots

Electrical	Characteristics	over recommended operating free-air temperature range (unless otherwise noted)	- 8

						DM54/7	4)M54/7	4	
	Parameter		Condition			121			LS221		Unit
					Min	Typ (1)	Max	Min	Typ (1)	Max	-
VT+	Positive-Going Threshold Voltage at A Input	VCC = Min				1.4	2		1.0	2	٧
VT-	Negative-Going Threshold	14 8 Ale		DM54	0.8	1.4		0.8	1.0		V
	Voltage at A Input	VCC = Min		DM74	0.8	1.4		0.8	1.0	-	Ľ
VT+	Positive-Going Threshold Voltage at B Input	VCC = Min				1.55	2		1.0	2	V
VT-	Negative-Going Threshold	1/		DM64	8.0	1.35		0.8	0.9		V
	Voltage at 8 Input	VCC = Min		DM74	0.8	1.35		0.8	0.9		ľ
VI	Input Clamp Voltage	14 161-	II = -12 m	4		-	-1.5				
		VCC = Min	It = -18 m	4						-1.5	
ЮН	High Level Output Current						-400			-400	ш
VOH	High Level Output Voitage	VCC = Min		DM54	2.4	3.4		2.5,	3.4 ,		1
	1	IOH = -400	μΑ	DM74	2.4	3.4		2.7	3.4 +		
IOL	Low Level Output Current			DM54			16			4,	an
				DM74			16			8 ,	141
VOL	Low Level Output Voltage		IOL = 4 mA						0.25	0.4	
		VCC = Min	IOL = 8 mA	DM74					0.35	0.5	1
			IOL = 18 m	A		0.2	0.4				
h	Input Current at Maximum	V _{CC} = Max	V ₁ = 5.5 V				1		V		I
	Input Voltage	ACC - MIRY	V1 = 7 V							0.1	
ш	High Level Input Current		VO = 2.4 V	A1 or A2			40				
		VCC = Max	10 - 2.4.1	8			80				H
			$V_1 = 2.7 \text{ V}$	All						20 ,	L
IIL	Low Level Input Current			A1 or A2			-1.6			4	
		VCC = Max.	$V_{\parallel} = 0.4 \text{ V}$	8			-3.2			8	п
				Clear			N/A			-0.8	
los	Short Circuit Output Current	VCC = Max	(2)	DM54	-20		-55	-20		-100	п
		ACC - Max	\~/	DM74	-18		-55	-50		-100	
lcc	Supply Current	VCC = Max		Quiescent		13	25		4.7	11	-
		ACC - IMAY		Triggered		23	40		19	27	1"


Note 1: All typical values are V_{CC} = 5 V, T_A = 25 °C.
Note 2: Not more than one output should be shorted at a time, and for DM54L3221/DM74L3221, duration of short circuit should not exceed one second.

Children Children				DM64/74				DMB4LW	470			
		From	To	121				18221				Unite
	Parameter	(toput)	(Output)	1	sain Two	-	Max	Conditions	ci g	Typ	Hea	
				Conditions		+				45	7.0	90
		41 00 49	O			45	70		1			
IPLH	Propagation Delay Time, Low-to-High Level Output	21010		2		36	90			38	22	118
los es	Propagation Datay Time, Low-to-High Level Output	0	0		1	+	1	30 00		45	99	9.0
	Trans I await of the Couldn't await Culture	Clear	10	CEXT = 80 pF	1	-		CEXI - OF C		60	8	90
IPLH	Propagation Detay Miles, the 10 mg.		10	RINT to VCC		20	90	WEXT - E WE		20	3	
	The state of the latest own I maked Outlined	A1 05 A2	3		1	1			-	70	45	400

ш	-88	s	
	ide.	О	
		2	
	-		
_		-	-

+	_		10000				DM64L8/74L8	41.5			10000
Propagation Dates Time 1 person High I age Culture	(input) (Output)		Conditions	Min	Typ	Max	Conditions	4	Two	2	Colle
	Alor A2 Q				-	7.0			45	X07	90
Propagation Dalay Time, Low-to-High Lavel Output	8				35	55			35	26 ×	ns
Propagation Datay Time, Low-to-High Level Output	Clear		CEXT = 80 pF		-	4 Z	CEXT = 80 pF		45	65	0.0
Propagation Delay Time, High-to-Low Level Output A	Alor A2 O		RINT 10 VCC		90	90	REXT = 2 kli		90	98	ns
Propagation Dalay Time, High-to-Low Level Output	10				40	65			40	99	na
Propagation Dalay Time, High-to-Low Level Output	Clear O	CL = 15 pF				N/A Ct = 15 pF	/ 4		40	55	90
Output Pulse Width Internat Timing Realstor (1)		RL = 400 12	CEXT = 80 pF PINT to VCC	02	011	150 Pt = 2 kft	CEXT = 80 pF	02	120	33	
Zero-Tuning Capacitance	10 % C4		CEXT = 0 PINT to VCC		30	09	CEXT = 0 REXT = 2 kill	20	47	7.0	86
E e farma Timian Basiste			CEXT = 100 pF REXT = 10 MI	009	700	800	CEXT = 100 pF	900	070	750	
Control of the Contro			CEXT = 1 µF REXT = 10 MI	i p	7	9	CEXT = 1 uF REXT = 10 kill	20	6.7	7.6	me
Input Pulse Width				90				9			a C
fW(CLEAR) Clear Pulse Width				N/A				54			ns
Rate of Rise or Fall Schmitt Input, B			*	-			7	-			2 >
of input Putte				1				-			V µS
External Timing Resistance			DM64	1.4		30	DM54	1.4		20	104
			DM74	4.1		40	DM74	1.4		100	Mari
External Timing Capacitance				0		10001		0		1000	JH.
Clear-Inactive State Setup Time						N. N.		9			0.8
Duty Cycle			Rt = 2 x11			67	RT = 2 ku			67	
			RT - Max REXT			06	Ry = Mex Ry			08	3
Note 1: Use of internal liming realistic applies to DM54/74121 only.											
						*		-3			
,								ā			
											*

-	nput		Outp	outs
A	B	CLR	0	ā
н	X	н	L	Н
X	L	H	L	H
L	-	H	5	75
1	H	H	1	T
X	X	L	L	H



54123 (J,W) 54L123A (J,W) 74123 (N) 74L123A (N)

3

Truth Table

In	puts		Out	puts
Clear	A	8	Q	Q
L	X	X	L	H
×	Н	X	L	H
X	X	L	L	H
н	L		JL	U
H	1	H	52	7
- 6	L	H	IL	7

1 REXT 1 1 1 2 2 CLR 28 2A 16 15 14 13 12 11 10 9 CLR 2 2 REXT GND CLR CEXT CEXT CEXT S4LS123 (J,W); 74LS123 (N)

See page 5-46

125 TRI-STATE® Quad Buffers

Truth Table

Inp	ute	Output
A	C	A
Н	L	Н
L	L	L
X	H	Hi-Z

Y = A

VCC C4 A4 Y4 C3 A3 Y3
14 13 12 11 10 9 8
1 2 3 4 5 6 7
C1 A1 Y1 C2 A2 Y2 GNO
74125 (N)

54125 (J,W) 54LS125A (J,W) 74125 (N) 74LS125A (N)

See page 5-48

Notes: ___ = one high-level pulse, ___ = one low-level pulse.

An external liming capacitor may be connected between CEXT and REXT/CEXT (positive).

For accurate repeatable pulse widths, connect an external resistor between REXT/CEXT and VCC.

To obtain variable pulse widths, connect external variable resistance between REXT/CEXT and VCC.

3-35

-	
111	-
	SS

Unita

0.5

33 Max

				2	DM54/74			a	M54/7			0	DM64/74		
	Peremeter	From	To	123 . L123A L5122, L8123	123		*		L123A			.83	22, LS1	23	
				Conditions	Min	Typ	Max	Conditions	Min	Typ	Max	Conditions	Min	Typ	-
191.	Propagation Delay Time,	A	(22	33			120	175			22	
	Low-to-High Level Output	8	0			18	28			90	135			130	
Dre	Propagation Datay Tune.	V				98	40			120 180	98			30	1

Switching Characteristics VCC = 5 V, TA = 25°C.

100

#

3

NOL

P

HO HO

Z Z

5

SSI

3%	
A.C.	
100	
100	
450	
322	
1036	
-	
2011	
165	
126	
.79E	
26.0	
160	
1.00	
V. TA .	
1	
200	
200	
-20	
50	
9	
196	
-	
-101	
120	
100	
- 53	
- 65	
-342	
VCC A	
2	
4	
2	
9	
2 00	
Ce	
/Ce v	
fice v	
FICE V	
stice v	
Istice v	
defice v	
ristice	
erletice v	
orietice v	
teristics v	
teristics	
cteristics v	
cteristics	
cteristics	
acteristics v	
cteristics	

From (input)	From (input)	From (Input)		To (Output)		123	1+		7	L123A			0 187	DM54/74 LS122, LB123	23	
			Con	Con	Conditions	Miles	Typ	Max	Conditions	Nio.	Typ	Max	Conditions	Min	Typ	Max
4	<		C	-			32	33			120	175			22	33 %
Low-to-High Lavel Output	9		3				18	28			QID.	135			58	なる
Propagation Delay Time.	*		10				30	40			120	180			30	37
High-to-Low Level Output	03		0		CEXT = 8		27	36	CEXT = 0		98	136	Cext = 0		37	56
Propagation Delay Time, High-to Low Level Output			0		C _L = 15 pF R ₁ = 400 tt		18	27	G _L = 50 pF G _L = 50 pF G _L = 4 kg		45	20	REXT = 5 kl)		91	27
Propagation Delay Time. Low-to-High Level Output			Ю				95	40			92	940	88		98	45
Minimum Widin of Pulse at Output Q A or B Q	AorB		0				46	99			220	330	1		116	200
Width of Pulse at Output Q A or B G	A or B		o		CEXT = 1000 pF REXT = 10 MI CL = 15 pF RL = 400 II	3.08	3 42	3.76	CEXT = 1000 pF REXT = 100 kB CL = 50 pF RL = 4 kB	30.6	34.0	37.4	CEXT = 1000 pF REXT = 10 kB CL = 15 pF RL = 2 kB	4	4	ю
Puise Width A or B inputs High	A or B Inputs High					40				130				40		
A or B Inputs Low	A or B Inputs Low					40				130				40	-	
Clear Low	Clear Low					40				130				40		
External Timing Resistance DMS4						10		25		in.		200		vo.		180
DM74	DM74					9		90		0		400		10		260
External Capacitance						No F	No Restriction	uo		No F	No Restriction	99		No	No Restriction	non
Winng Capaciface at DM54	DM54							09				40				90
NEXT CEXT Terminal DM74	DM74							50				90				50

Note 1: All lypical values are at VCC ** 6 V. TA = 26 °C.

DM54/DM74LS122, 123, L123A, LS123 Dual One Shots

Note 2: Not more than one output should be shorted at a time, and for DMB4LS/74LS duration of short circuit should not exceed one second.

Note 4: Quasicant I_{CC} is measured (after clearing) with 2.4 V applied to all clear and A inputs, 8 inputs grounded, all outputs opes, CE_{XT} = 0.02 μF, and REXT = 26 kit.

Note 4: Quasicant I_{CC} is measured (after clearing) with 2.4 V applied to all clear and A inputs, 8 inputs grounded, all outputs opes, CE_{XT} = 0.02 μF, and REXT = 25 kit.

Note 6: I_{CC} is measured in the triggered state with 2.4 V applied to all clear and B inputs, A inputs grounded, all outputs open, CE_{XT} = 0.02 μF, and REXT = 25 kit.

Note 6: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock (LS122, LS123)

Peripheral and Interlace China

990/9900 FAMILY MICROCOMPUTER COMPONENTS

- IEEE Std. 488-1975 Compatible
- Source and Acceptor Handshake
- Complete Talker and Listener Functions with Extended Addressing
- Controller and System Controller Capability
- Service Request
- Remote and Local with Lockout
- Serial and Parallel Polling
- Device Clear
- Device Trigger
- Compatible with TMS 9911 DMA Controller
- Single +5 V Power Supply
- Interfaces directly to SN75160/1/2 Transceivers

DESCRIPTION

The TMS 9914 General Purpose Interface Bus Adapter is a microprocessor controlled versatile device which enables the designer to implement all of the functions or a subset described in the IEEE Std. 488-1975. Using this standard variety of instruments can be interconnected and remotely or automatically programmed and controlled. The TMS 9914 is fabricated with N-channel silicon-gate technology and is completely TTL compatible on all inputs and output including the power supply (+5 V). It needs a single phase clock (nominally 5 MHz) which may be independent of microprocessor system clock and, therefore, it can easily be interfaced with most microprocessors. The general purpose interface bus adapter (GPIBA) performs the majority of the functions contained in IEEE STd. 488-1975 and a versatile enough to allow software implementation of those sections not directly implemented in hardware.





Figure 1. Typical System Interconnect






Figure 2. TMS 9914 Simplified Block Diagram

Peripheral and Interface Circuits

Table 1. Pin Description

		Table I. Pin Description
		Description 10 2014
Name	1/0	DATA I/O lines: allow data transfer between the TMS 9914 DATA I/O lines: allow data transfer between the TMS 9914 PIN OUTS
D101	1/0	
through		and the IEEE 700 date TO BE
D108		DATA VALID: Handshake Line. Sent by source device to indicate DATA VALID: Handshake Line. Sent by source device to indicate ASSIGNED ASSIGNED
DAV	1/0	
2000	31	to acceptors that there is valid data on the Tible. Sent by the acceptor NOT READY FOR DATA: Handshake Line. Sent by the acceptor NOT READY FOR DATA: Handshake Line. Sent by the acceptor NOT READY FOR DATA: Handshake Line. Sent by the acceptor
NRFD	1/0	NOT READY FOR DATA: Handshake Line. Sent by the acceptors of data. To the source device to indicate when it is ready for a new byte of data. To the source device to indicate when it is ready for a new byte of data.
* d * * * * * * * * * * * * * * * * * *		NOT READY FOR DATA. The second of the source device to indicate to the source device to indicate the source device to indicate the source device to indicate the source device to the source device to the source device to indicate the source device the source device to indicate the source device
NDAC	1/0	DATA NOT ACCEPTED: Handsnake Line. when it has accepted the current byte on the data bus. when it has accepted the current byte on the controller. When ATN is asserted, the ATTENTION: Management Line. Sent by the controller When ATN ATTENTION: A paralines is interpreted as commands, sent by the controller When ATN
******		when it has accepted the current byte on the when it has accepted the current byte on the ATN is asserted, the ATTENTION: Management Line. Sent by the controller When ATN information on the data lines is interpreted as commands, sent by the controller When ATN information data lines carry data.
ATN	1/0	ATTENTION on the data lines is interpreted as commanded,
75.0.0		information of the fata lines carry data.
		information on the data lines is interpolated information on the data lines is interpolated is false, the data lines carry data. O INTERFACE CLEAR. Management Line. Sent by system controller to set the interface is false, the data lines carry data. INTERFACE CLEAR. Management Line. Sent by system controller to set the interface is false, the data lines can be a known quiescent state. System, portions of which are contained in all interconnected devices in a known quiescent state.
IFC	1/	O INTERFACE CLEAR. It is a system, portions of which are contained in all interconnected developments by system, portions of which are contained in all interconnected developments by system controller assumes control. Open drain output with internal pullup. System controller assumes control. Open drain output with internal pullup.
		System controller assumes control. Open of an over-
		TOTTE ENABLE: Management of programmer cources of programmer
REN	14	with other messages to select between two afternate south other messages to select between two afternates south other messages to select the select between two afternates south other messages to select the select between two afternates south other messages to select the select between two afternates south other messages to select the sel
	+	inverface or front panel. Open drain output with the drains on the bus to the controller to
ano	1	with other messages to school with internal punch. interface or front panel. Open drain output with internal punch. interface or front panel. Open drain output with internal punch. SERVICE REQUEST: Management Line. Issued by a device on the bus to the controller to SERVICE REQUEST: Management Line. Issued by a device on the bus to the controller to service.
SRQ		indicate a need for service. indicate a need for service. Management Line. If ATN is false, this signal is sent by the "taker indicate a need for service."
-0.		SERVICE REQUEST: Management Line. If ATN is false, this signal is sent by the "talker" indicate a need for service. 1/O END OR IDENTIFY: Management Line. If ATN is false, this signal is sent by the "talker" END OR IDENTIFY: Management Line. If ATN is false, this signal is sent by the "talker" indicate a need of a multiple byte transfer. If sent by the controller with ATN true, this w
EOI		to indicate the city sequence.
		perform the parameter policy and line Indicates that the device is the controller.
CONTRO	TLER	perform the parallel polling sequence, perform the parallel polling sequence, perform the parallel polling sequence, Bus transceiver control line. Indicates that the device is the controller. O Bus transceiver control line. Indicates the direction of data transfer on the
	3 200 00000	o Bus transceiver control line. Indicates that the device is the controller. O TALK ENABLE: Bus transceiver control line. Indicates the direction of data transfer on the
TE		data bus.
	- b D7	O TALK ENABLE: Bus transceiver of data between TMS 9914 and the microprocessor, data bus. 1/O Data I/O lines that allow transfer of data between TMS 9914 and the microprocessor of the microprocessor of the transfer of data between TMS 9914 and the microprocessor of the transfer of data between TMS 9914 and the microprocessor of the transfer of the
D0 throu	ign Di	1/O Data I/O lines that another TMS 9914 registers can be accessed by another than Address lines through which the TMS 9914 that the microprocessor is about to real When true (high) DBIN indicates to the TMS 9914 that the microprocessor is about to write to one of its
RS0 thro	ugh RS2	When true (high) DBIN indicates to the TWO
DBIN		Address lines through which the Address lines through which the When true (high) DBIN indicates to the TMS 9914 that the microprocessor is about to write to one of its from one of its registers. When false, that the microprocessor is about to write to one of its
		Circumsters in Dellie
		TURISTE ENABLE; indicates to the TMS 9914 that one or microprocessor data transfer.
WE		WRITE ENABLE: indicates to the TMS 9914 that one of its registers. WRITE ENABLE: indicates to the TMS 9914 for an microprocessor data transfer. CHIP ENABLE: selects and enables the TMS 9914 for an microprocessor data transfer. CHIP ENABLE: selects and enables the TMS 9914 for an microprocessor data transfer. INT: Open drain output. Sent to microprocessor to indicate the occurrence of an event on INT: Open drain output. Sent to microprocessor to indicate the occurrence of an event on INT: Open drain output.
2.2		
		O INT: Open drain output. Some
INT		O INT: Open drain output Service. the bus requiring service. ACCESS REQUEST: Signal to TMS 9911 DMA controller requesting DMA.
The same	0	O ACCESS REQUEST: Signal to
ACCR	1	in the second se

ACCRQ

NOTE: The names of the IEEE bus lines have been maintained, and are therefore negative logic signals.

Table 3. Remote Multiple Message Coding

		DIO8	DIO7	DIO6	DIOS	DIO4	DIO3	DIO2	DIOI		Note
Addressed Command Group	ACG	X	0	0	0	X	X	X	X	AC	
Device Clear	DCL	X	0	0	1	0	1	0	0	UC	
Group Execute Trigger	GET	X	0	0	0	1	0	0	0	AC	THE REAL
Go To Local	GTL	X	0	0	0	0	0	0	1	AC	
Listen Address Group	LAG	X	0	1	X	X	X	X	X	AD	A 100
Local Lock Out	LLO	X	0	0	1	0	0	0	1	UC	
My Listen Address	MLA	X	0	1	L	L	L	L	L	AD	1
My Talk Address	MTA	X	1	0	T	T	T	T	T	AD	2
My Secondary Address	MSA	X	1	1	S	S	S	S	S	SE	3,4
Other Secondary Address	OSA									SE	4,5
Other Talk Address	OTA			7	rag .	MT	A			AD	
Primary Command Group	PCG									- 1/	6
Parallel Poll Configure	PPC	X	0	0	0	0	1,	0	1	AC	7
Parallel Poll Enable	PPE	X	1	1	0	S	P	P	P	SE	8,9
Parallel Poll Disable	PPD	X	1	1	1	D	D	D	D	SE	8, 10
Parallel Poll Unconfigure	PPU	X	0	0	1	. 0	1	0	1	UC	11
Secondary Command Group	SCG	X	1	1	X	X	X	X	X	SE	>1/1/10/20
Selected Device Clear	SDC	X	0	0	0	0	1	0	0	AC	10/9/2008
Serial Poll Disable	SPD	X	0	0	1	1	0	0	1	UC	
Serial Poll Enable	SPE	X	0	0	1	1	0	0	0	UC	THREE
Take Control	TCT	X	0	0	0	1	0	0	1	AC	12
Talk Address Group	TAG	X	1	0	X	X	X	X	X	AD	
Universal Command Group	UCG	X	0	0	1	X	X	X	X	UC	400000
Unlisten	UNL	X	0	1	1	1	1	1	1	AD	
Untalk	UNT	X	1	0	1	1	1	1	1	AD	

Symbols: AC - Addressed Command

AD - Address (Talk or Listen)

UC - Universal Command

SE - Secondary (Command or Address)

0 - Logical Zero (high level on IEEE Bus; Low level within 9914).

1 - Logical One (Low level on IEEE Bus; High level within 9914).

X - Don't Care (received message)

X - Must Not Drive (transmitted message)



ripheral d Interface Circuits

8,9

Peripheral and Interface Circuits

TMS 9914 GENERAL PURPOSE INTERFACE BUS ADAPTER

Notes to Table 3:

- 1. L L L L L: Represents the coding for the device listen address.
- 2. TTTTT: Represents the coding for the device talk address.
- 3. SSSSS: Represents the coding for the device secondary address.
- 4. Secondary addresses will be handled via address pass through.
- 5. OSA will be handled as an invalid secondary address pass through by the MPU.
- 6. PGG = ACG v UCG v LAG v TAG
- 7. PPC will be handled in software by the MPU via Unrecognized Address Command Group pass through.
- 8. PPE, PPD will be handled via pass through next secondary feature.
- 9. SPPP represents the sense and bit for remote configurable parallel poll.
- 10. D D D D specify don't care bits that must be sent all zeroes, but need not be decoded by receiving device.
- 11. PPU is handled via Unrecognized Universal Command Group pass through.
- 12. TCT will be handled via Unrecognized Addressed Command Group pass through. However, in this case, the device must be in TADS before the pass through will occur.

Interrupt Status Registers 0 and 1

INTO	INTI	BI	ВО	END	SPAS	RLC	MAC	
GET	UUCG	UACG	APT	DCAS	MA	SRQ	1FC	
INTO INT1 BI BO END SPAS RLC MAC	An interrup A byte has A byte has An EOI occ Serial Poll A rsv set in th A REMOT occurred	ot occurred in the cocurred in the cocurred in the cocurred in the cocurred with Active State Here Serial Poll FE/LOCAL change has co	TN false has occurre register change has	d with	GET UUCG UACG APT DCAS MA SRQ IFC	An Undefine been received An Undefine been received for a pts feature register is A secondar Device Cle My Addres A Service	ned Universal red ned Addresse red. This bit van secondary con in the Auxiliantilized. Ty address has ar Active Stanss (MLAVM	te has occurred TA) SPSM been received

INTO is the logical OR of each bit of Interrupt Status Register 0 ANDed with the respective bit of Interrupt Mask Register 0. INT1 is the same but applies to Interrupt Mask and Status Register 1. Reading either Interrupt Status Register will also clear it. The INT line will be cleared only when the interrupt status register which caused the interrupt is read.

Interrupt Mask Registers 0 and 1

X		BI	ВО	END	IFC	RLC	MAC
GET	UUCG	UACG	АРТ	DCAS	MA	SRQ	SPAS

The Interrupt Mask Registers 0 and 1 correspond to the Interrupt Status Registers 0 and 1 respectively, with the exception of INTO and INT1.

Address Status Register

REM	LLO	ATN	LPAS	TPAS	LADS V LACS	TADS V TACS	ulpa
-----	-----	-----	------	------	-------------------	-------------------	------

Peripheral and Interface Circ

The Address Status Register is used to convey the addressed state of the talker/listener and the remote/local and local lockout condition. This information is derived from the TMS 9914 internal logic states at the time of reading. The bit is used for dual addressing and indicates the state of the LSB of the bus at last primary addressed time.

Bus Status Register

ATN DAV NDAC NRFD EOI SRQ IFC REN

The Bus Status Register allows the microprocessor to obtain the current status of the IEEE 488 Bus Management Lines.

Auxiliary Command Register

C/S | f4 | f3 | f2 | f1 | f0

The Auxiliary Command Register allows control of additional features on chip and provides a means of inputting were of the local messages to the interface functions. Table 4 lists these messages and commands. If C/S = 1, the feature will be cleared. If C/S = NA, it should be sent as zero.

Table 4. Auxiliary Commands

Function	Mnemonic	CIS	f4	f3	f2	ft	1
Chip Reset	rst	0/1	0	0	0	0	1
Release ACDS holdoff	dacr	0/1	, 0	0	0	0	3
Release RFD holdoff	rhfd	NA	0	0	0	1.72	1
Holdoff on all data	hdfa +	0/1	0	0	0 11/1	91 90	3
Holdoff on EOI only	hdfe	0/1	0	0	1	0	113
Set new byte available false	nbaf	NA	0	0	1	0	
Force group execute trigger	fget	0/1	0	0	1	1	
Return to local	rtl	0/1	0	0	1	1	100
Return to local immediate	#Prtli	0	0	0	1	1	with
Send EOI with next byte	feoi	NA	0	1	0	0	40
Listen only	lon	0/1	0	1	0	0	110
Talk only	ton	0/1	Q	1	0	1	NA.
Take control synchronously	tcs	NA	milan 0	1 1 1 1	1	0	188
Take control asynchronously	y tca	NA	0	1	1	0	
Go to standby	gts	NA	0	1	0	1	1/1
Request parallel poll	rpp	0/1	0	-01	1	1	1
Send interface clear	sic	0/1	0	1	1	1	1
Send remote enable	sre	0/1	1	0	0	0	16.9
Request contol	rqc	· NA	1	0	0	0	100
Release control	rlc	NA	1	0	0	1	19
Disable all interrupts	dai	0/1	1	0	0	1	774
Pass through next secondary	y pts	NA	1	0	1	0	100
Set T1 delay	stdl	0/1	1	0	-1-	0	1
		1					

8

ce Circuits

nd local The ulpa

ent

some are will

Peripheral and Interface Circuits

TMS 9914 GENERAL PURPOSE INTERFACE BUS ADAPTER

Address Register A200 A51 dat 1 dal enable dual primary addressing edpa

disable the listen function

disable the talk function primary device address A1 - A5

The Address Switch Register corresponds to the Address Register. A power-up RESET or a rst command with C/S=1 will leave the chip in a totally idle state. At this point, the Address Switch Register is read and the value is written into the Address Register. The reset condition is then cleared by sending rst with C/S=0.

Serial Poll Register

dal

S8	rsv	S6	-55	S4	53	S2	S1

The Serial Poll register is used to establish the status byte that is sent out when the controller conducts a serial poll. Bits 1 through 6 and 8 contain status information, while bit 7, rsv, is used to enable the SRQ line and to indicate to the controller which device(s) was responsible for making a service request.

Command Pass Through Register

COLINE PROPERTY.	-	, ,					
D108	DIO7	DI06	DIOS	DIO4	DIO3	DIO2	DIOI

The Command Pass Through Register is used to pass through to the microprocessor any commands or secondary addresses that are not automatically handled in the TMS 9914.

Parallel Poll Register

				,		_	1
PP8	PP7	PP6	PP5	PP4	PP3	PP2	PP1

This register contains the status bit that is output when the controller conducts a parallel poll.

Data-In Register

Avera an ass							
DIO8	DI07	DI06	DIO5	DIO4	DIO3	DIO2	DIO1

The data-in register is used to move data from the interface bus when the chip is addressed as a listener. Upon receipt of a data byte, the chip will hold NRFD true until the microprocessor reads the data-in register, when NRFD will be set false automatically.

Data-Out Register

Data-Cott							
DIO8	DIO7	D106	D105	DIO4	D1O3	DIO2	DIOI

The data-out register is used to move data from the TMS 9914 onto the IEEE std 488-1975 data bus.

After sending a byte out on the bus, the device can take part in a new handshake only after a new byte is placed in the data-out register, when it will be able to send DAV true again.